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Abstract—A novel processing-in-storage (PRinS) architecture based on Resistive CAM (ReCAM) is described and 
proposed for Smith-Waterman (S-W) sequence alignment. The ReCAM PRinS massively-parallel compare operation 
f inds matching base-pairs in a f ixed number of cycles, regardless of sequence length. The ReCAM PRinS S-W algorithm 
is simulated and compared to FPGA, Xeon Phi and GPU-based implementations, show ing at least 4.7× higher 
throughput and at least 15× low er pow er dissipation. 
Index Terms— Processing In Storage, Resistive RAM, Local Sequence Alignment, Near Data Computing.  
1 INTRODUCTION 
With the approaching end of Moore’s law, aca-
demia and industry have an increased interest in non-
von Neumann compute paradigms. One example is 
content addressable associative processing [1]. CMOS-
based content addressable memories (CAM) require 
large bit-cells, limiting chip capacity and forcing most 
data-intensive applications to employ less functional 
random access memories.  Novel resistive materials 
dissipate little heat and allow for 3D stacking. Com-
bined with CMOS, resistive materials can be used in a 
CAM bit-cell, resulting in a small cell area, low leakage 
power and increased overall chip area efficiency.  
This work presents a novel resistive CAM-based 
storage system architecture with processing-in-storage 
(PRinS) compute paradigm. The system is an in-stor-
age accelerator that may scale up to hundreds of mil-
lions of processing units (PUs) spread across multiple 
silicon dies, each containing several million PUs. In ad-
dition, the system performs the computations in-situ, 
resulting in increased performance and reduced en-
ergy consumption on massively parallel workloads. 
We name the system Resistive CAM or ReCAM.  
The first part of this paper presents ReCAM PRinS 
system architecture and describes its main compo-
nents. The second part demonstrates ReCAM PRinS 
implementation of a key algorithm in bioinformatics, 
the Smith-Waterman (S-W) DNA local sequence align-
ment. We also present simulation results and compare 
the performance of ReCAM PRinS with four state-of-
the-art large-scale accelerator systems. We show that 
an in-storage implementation of S-W on ReCAM may 
achieve on average 4.7× higher throughput while dis-
sipating 15× lower power compared with a 384-GPU 
implementation, the largest S-W implementation 
found in the literature.  
The rest of this paper is organized as follows: Sec-
tion 2 presents the architecture of ReCAM PRinS. Sec-
tion 3 explores the in-storage implementation of S-W. 
Simulation results are discussed in Section 4. Section 5 
presents a discussion on the scalability of a ReCAM 
PRinS system, and Section 6 offers conclusions.  
2 RECAM-BASED PROCESSING- IN-STORAGE 
Resistive memories store information by modulat-
ing the resistance of nanoscale storage elements. They 
are nonvolatile, free of leakage power, and emerge as 
long-term potential alternatives to charge-based mem-
ories, including NAND flash. The metal-oxide resistive 
random access memory (ReRAM), employing one re-
sistive device and possibly also one transistor (1R1T) 
per bit-cell, is considered a potential technology to re-
place next-generation nonvolatile memories. Its main 
features are high reliability and fast access speed. A 
test-chip of 32GB device with two ReRAM-based 
memory layers and a CMOS logic layer underneath 
has been developed [2], demonstrating design tech-
niques to achieve a high density functional chip.  
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2.1 ReCAM Crossbar Array 
While ReRAM may employ one transistor and one 
memristor (1T1R) cells, ReCAM uses 2T2R cells, fol-
lowing [3][4]. Figure 1(a) shows the resistive CAM 
crossbar. A bitcell, shown in Figure 1(b), consists of 
two transistors and two resistive elements (2T2R). The 
KEY register contains a data word to be written or 
compared against. The MASK register defines the ac-
tive columns for write and read operations, enabling 
bit selectivity. The TAG register (Figure 1(c)) marks the 
rows that are matched by the compare operation and 
may be affected by a parallel write. The TAG register 
enables chaining multiple ReCAM ICs. 
In a conventional CAM, compare operation is typi-
cally followed by a read of the matched data word. 
When in-storage processing involves arithmetic oper-
ations, a compare is usually followed by a parallel 
write into the unmasked bits of all tagged rows, and 
additional capabilities, such as read and reduction op-
erations, are included [5].  
Any computational expression can be efficiently im-
plemented in ReCAM storage using line-by-line execu-
tion of the truth table of the expression [5]. Arithmetic 
operations are typically performed bit-serially. Table 1 
lists the operations used in S-W implementation (Sec-
tion 3) and the number of cycles required per each one.   
Shifting down a consecutive block of rows by one row 
position requires three cycles per bit. First, compare-to-
‘1’ copies the source bit-column of all rows into the 
TAG. Second, shift moves the TAG vector down by set-
ting the shift-select line (Figure 1(c)). Third, write-‘1’ 
copies the shifted TAG to the same bit-column. Shift-
ing 32-bit numbers thus requires 96 cycles. Addition 
(in-place or not) is performed in a bit-serial manner us-
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Figure 1. (a) single ReCAM crossbar IC. (b) 2T2R ReCAM bitcell.  
(c) TAG logic. 
 
 
(a)
Register File
8x2 Add 
Look-up 
Table
4x1 AND 
Look-up 
Table
Operation Truth-Tables Buffer
8x2 Sub 
Look-up 
Table
4x2 Max 
Look-up 
Table
2x1 NOT  
Look-up 
Table
4x1 
NAND 
Look-up 
Table
4x1 XOR 
Look-up 
Table
4x1 NOR 
Look-up 
Table
ALU
(b)
Instruction Memory
 
Figure 2. ReCAM-based Storage system is composed of separate 
multiple  ICs (a). The ICs are connected by a reduction network to the 
microcontroller (b). 
 
TABLE 1 
OPERATIONS USED IN S-W SCORE CALCULATION 
Instruction  Cycles 
32 bit 
Shift down one row   96 
B  A + B  256 
C  A + B  512 
Row-wise Max (A, B)  64 
Max Scalar (A)  64 
2 bit 
DNA Base-Pair Match  10 
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ing a truth table approach [5] (32 bits times 8 truth-ta-
ble rows times 2 for compare and write amount to 512 
cycles). Row-wise maximum compares in parallel two 
32-bit numbers in each row. Max Scalar tags all rows 
that contain the maximal value in the selected element. 
Additional operations, such as parallel and reduction 
arithmetic, may be required for other algorithms.  
2.2 ReCAM PRinS System Architecture 
Conceptually, the ReCAM comprises hundreds of 
millions of rows, each serving as a computational unit. 
The entire array may be divided into multiple smaller 
ICs (due to power per die restrictions, Figure 2(a)), 
which use the same MASK and KEY. A row is fully 
contained within an IC. All ICs are daisy chained for 
Shift and Max Scalar operations. Therefore, in practice, 
operations listed in Table 1 take several more cycles to 
enable inter-IC shift operations. 
The ReCAM processing-in-storage system uses a 
microcontroller (Figure 2(b)) similar to [6]. It issues in-
structions, sets the key and mask registers, handles 
control sequences and executes read requests. In addi-
tion, the microcontroller holds the associative instruc-
tions buffer, containing the truth tables for associative 
instructions. Since instructions are performed bit-seri-
ally, these tables are typically small, as evident in Fig-
ure 2(b).  Part of the associative instructions buffer is 
user-programmable with custom instructions, such as 
the match operation in Table 1. 
3  RECAM PRINS SMITH-WATERMAN 
IMPLEMENTATION 
3.1 Smith-Waterman Algorithm 
 S-W identifies the optimal local alignment of two 
sequences by computing a two-dimensional scoring 
matrix 𝐻 [7]. Each 𝐻𝑖,𝑗 element is calculated according 
to Eq. (3). 𝜎(𝑎𝑖 ,𝑏𝑗) is the match score between the base-
pairs in row 𝑖 (ith element of sequence A) and column 𝑗 
(jth element of sequence B). Matching base-pairs score 
positively (e.g., +2), while mismatching result in nega-
tive score (e.g., -1). The optimal alignment score be-
tween two sequences is the highest score in the matrix 
𝐻. 
The alignment may contain gaps in both sequences 
which are penalized in the score calculation (by nega-
tive scores). According to the affine gap model [8], 
opening a gap is harder than extending it, therefore the 
penalty for opening a gap is larger. The affine penalty 
scheme is calculated with two additional matrices, 
𝐸 and 𝐹, equations (1) and (2); 𝐺𝑓𝑖𝑟𝑠𝑡 and 𝐺𝑒𝑥𝑡 are the 
penalties for starting and extending a gap, respec-
tively. The matrices 𝐸, 𝐹 and 𝐻 are initialized with 
𝐸0,𝑗 = 𝐸𝑖 ,0 = 𝐹0,𝑗 = 𝐹𝑖,0 = 𝐻0,𝑗 = 𝐻𝑖,0 = 0 for all 𝑖 and 𝑗. 
Filling the scoring matrix 𝐻 is the computationally 
intensive part of S-W. In a sequential implementation 
of the algorithm, cell filling is performed in either row- 
or column-wise order. A parallel implementation al-
lows all independent cells to be computed in the same 
iteration. Such cells reside on the same antidiagonal. 
The matrix is filled along the main diagonal, as illus-
trated in Figure 3. 
The sequential time complexity is 𝑂(𝑛𝑚), where 𝑛 
and 𝑚 are the respective lengths of the sequences. Par-
allel time complexity on 𝑝 parallel processing units is 
𝑂(𝑛𝑚 𝑝⁄ ). In ReCAM, the processing unit is a memory 
row. Since ReCAM may comprise hundreds of millions 
of rows, unlike GPU or FPGA implementations, 𝑝 
could possibly be larger than 𝑚𝑎𝑥 {𝑛, 𝑚} even for very 
large 𝑛 and 𝑚. Hence, ReCAM can achieve linear time 
complexity of 𝑂(𝑚𝑎𝑥{𝑛,𝑚}).  
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Figure 3. Parallel S-W scoring snapshot of matrix 𝐻. Thick borders 
separate ReCAM implementation to three logical sections 
(Section 3.2). The greyed-out cell scores have already been computed. 
The three plain-colored antidiagonals are stored in ReCAM. The green 
and red antidiagonals are used to compute the score of the blue 
antidiagonal. White-colored cell scores are yet to be computed. The cell 
marked with X contains the global maximum score. 
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3.2 Smith-Waterman Algorithm in ReCAM 
PRinS  
In this work we focus on finding the maximal align-
ment score. Therefore storing the entire matrix in 
memory is not needed. This is in contrast to the full al-
gorithm which also contains the traceback part for 
finding the alignment [7]. 
 A total of four antidiagonals is required to compute 
a new antidiagonal of 𝐻: two of 𝐻 (see Eq. (1)-(3) and 
green, red of Figure 3), one of 𝐸 (see Eq. (1)) and one of 
𝐹 (see Eq. (2)). Thus, five matrix antidiagonals are 
stored in the ReCAM in each iteration (E, F, AD[0], 
AD[1] and AD[2] in Figure 3 and Figure 5). A tmp field 
stores partial results. The overall space complexity re-
quired for executing the algorithm is therefore 
𝑂(min{𝑛,𝑚}).  
Each of the five antidiagonals is mapped onto a 32-
bit column in the ReCAM. Every ReCAM row retains 
one element of the vectors seqA, SeqB, E, F, AD[0], 
AD[1], AD[2] and tmp. The first two numbers are the 2-
bit elements of sequences A and B, respectively. 
S-W algorithm implementation on ReCAM can be 
divided into three logical sections. The first section, 
marked 1  in Figure 3, starts at the top-left cell and co-
vers a triangle with each edge of length min{𝑚,𝑛} cells. 
In it, the most recently scored antidiagonal is longer by 
one cell than the previous one. The third section (3  in 
Figure 3) is of a similar shape and same dimensions, 
ending at the bottom-right cell. In it, every new scored 
antidiagonal is one cell shorter than the previous one. 
The second section (2  in Figure 3) is a parallelogram 
between the first and third sections. In it, all antidiag-
onals are of the same length. 
Figure 4 presents the pseudocode of the S-W score 
finding on ReCAM. Three ReCAM columns are re-
quired to store last two scored antidiagonals of 𝐻 and 
the presently computed one, notated as AD[2]-AD[0] 
in code. During execution, these columns are cyclically 
buffered; the oldest scores are replaced by the new 
ones (line 4 in Figure 4). Additional three 32-bit col-
umns are used to store antidiagonals of 𝐸, 𝐹 and tmp.  
Figure 5 shows a ReCAM crossbar snapshot at the 
beginning (a) and the end (b) of a single iteration of 
Figure 4. At line 5, 𝑠𝑒𝑞𝐵 is shifted one ReCAM row 
down in order for all to-be-matched base-pairs to re-
side in the same ReCAM rows (second column from 
left in Figure 5). AD[left_AD] is also shifted one row 
down for the matching cells to be aligned (line 6 in Fig-
ure 4, and AD[0] in Figure 5). After calculating the 
matching score (line 7), AD[left_AD] is no longer re-
quired and is therefore used to store temporary results. 
Next, the max between the match score and zero is cal-
culated (line 8). Note that (ii) in equations (1) and (2) 
belong to the same antidiagonal, therefore it is enough 
to calculate (ii) once for both E and F (line 9). Lines 10-
16 compute equations (1)-(3). In line 15, after E is cal-
culated, its columns are shifted one row down to have 
the values of E aligned with the appropriate ones in 
AD[right_AD]. In section 1  and 2  of Figure 3, the 
down-shifted columns require zero-padding of the 
top-most ReCAM row (not shown in Figure 4). At the 
end (line 17), the global max is updated with the max-
imal 𝐻 cell score. After a specific base-pair of 𝑠𝑒𝑞𝐵 has 
been aligned with all 𝑠𝑒𝑞𝐴 base-pairs, it is cyclically 
shifted to its original position (not displayed in Fig-
ure). 
The total number of iterations is the sum of lengths 
of the two sequences. Each iteration performs 17 in-
structions. The number of ReCAM rows affected by an 
instruction is marked by [*]. That number increases 
(decreases) in section 1  ( 3 )  and remains constant in 
section 2  (the minimum of the lengths of  the two se-
quences). 
At the beginning of execution (first cell of section 1), 
only the top-most ReCAM row is active. Each subse-
quent iteration activates an additional row until reach-
 SmithWatermanScore(A, n, B, m) { 
1 init (tmp, AD[2…0][*], F[*], E [*], seqA[*], seqB[*])  (0,…,0,A,0) 
2 max_score  0   //scalar to hold the maximal cell value 
3 for  i=0 to n+m-1 do  { 
4    right_AD  i mod 3; middle_AD  (i – 1) mod 3;  left_AD  (i – 2) mod 3 
5    seqB[*]  B[i…1] // Prepare subsequence B for next iteration 
6    shift AD[left_AD][*]   1  row down 
7    AD[right_AD][*] AD[left_AD][*] + match(seqA[*], seqB[*])  // (i) in Eq. (3) 
   //AD[left_AD] is not needed anymore. Will be used as a temp variable 
8    AD[right_AD]  max{ AD[right_AD][*], 0}     // (iv) in (3) 
9    AD[left_AD][*]  AD[middle_AD][*] – 𝐺𝑓𝑖𝑟𝑠𝑡      // (ii) in (1) & (2) 
10    tmp  F[*] – 𝐺𝑒𝑥𝑡  
11    F[*]  max{ AD[left_AD][*], temp}    // (i) in (2) 
12    AD[right_AD][*]  max{ AD[right_AD][*], F[*]}   // (ii) in (3) 
13    temp  E[*] – 𝐺𝑒𝑥𝑡  
14    E[*]  max{ AD[left_AD][*], tmp }    // (i) in (1)  
15    shift E[*]   1  row down 
16    AD[right_AD][*]  max{ AD[right_AD][*], E [*]}   // (iii) in (3) 
17    max_score  max{maxScalar(AD[right_AD][*]), max_score }  //scalar inst. 
} 
 
Figure 4. Pseudo-code of S-W algorithm on ReCAM 
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ing min{𝑚, 𝑛} active rows in an iteration. During sec-
tion 2 , the number of active rows remains constant. 
During section 3 , the number of active rows decreases, 
starting with the top-most row to be inactive and sub-
tracting one active row in each iteration. The average 
number of active rows is 𝑛 ⋅ 𝑚/(𝑛 + 𝑚) . 
4 SIMULATION 
The S-W algorithm is simulated on ReCAM using 
the cycle-accurate simulator introduced in [5], employ-
ing ReCAM performance and power figures obtained 
by SPICE simulations. The simulated ReCAM parame-
ters are listed in Table 2. Power figure was taken 
from [5]. 
 The simulation employs sequence data retrieved 
from the National Center for Biotechnology Information 
(NCBI), comparing human (GRCh37) and chimpanzee 
(panTro4) homologous chromosomes, similar to [9]. 
The CUPS metric (Cell Updates per Second) is used to 
measure S-W performance. Results are compared to 
other works in Table 3. A multi-GPU implementa-
tion [9] reached 11.1 TCUPS on a cluster of 128 com-
pute nodes with a total of 384 Tesla M2090 GPUs. An 
FPGA implementation of S-W reaches 6.0 TCUPS on 
the RIVYERA platform [10] having 128 Xilinx Spartan-
6 LX150 FPGAs. A four Xeon Phi implementation 
achieves 0.23 TCUPS [11]. On ReCAM, we demon-
strate 53 TCUPS, computing a total of 57.2×1012 scores. 
The table also shows computed GCUPS/Watt ratios; 
ReCAM is close to twice better than the FPGA solution 
and 80× better than the GPU system. 
 
Figure 5. Organization of data in the ReCAM crossbar array at the beginning (a) and the end (b) of a single iteration of Figure 4. AD[2] contents 
is being replaced with the new result. Bottom rows in a crossbar IC are daisy-chained to the next IC in a shift  instruct ion. 
 
Dynamic Programming Matrix
TABLE 2 
SIMULATED RECAM PARAMETERS 
ReCAM Parameter Value 
Active storage size 8GB 
Frequency 1Ghz 
Power per Integrated Circuit 200W 
Number of Integrated Circuits 32 
 
TABLE 3 
 
SUMMARY OF STATE-OF-THE-ART PERFORMANCE FOR S-W SCORING 
STEP IN PREVIOUS WORKS AND IN RECAM 
Accelerator  Xeon Phi FPGA GPU ReCAM 
Perf. (TCUPS) 0.23 6.0 11.1 53 
Number of ICs 4 128 384 32 
Power (kWatt) 0.8 1.3 100.0 6.6 
GCUPS/Watt 0.3 4.7 0.1 8.0 
Reference [11] [10] [9]  
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The simulated ReCAM PRinS power dissipation is 
6.6kW. The optimal setting to sustain this power figure 
with minimal performance overhead is dividing the 
ReCAM into 32 separate ICs, each with 256MB and 8M 
rows.  The multi-GPU implementation using 384 Tesla 
M2090 GPUs and 256 Intel Xeon E5-2670 CPUs might 
dissipate 100kW, 15× higher power. Table 4 shows ad-
ditional comparisons of ReCAM and the multi-GPU 
cluster [9], demonstrating up to 3.7× faster execution 
and 4.7× higher throughput on ReCAM.  
5 SCALABILITY OF RECAM PRINS SEQUENCE 
ALIGNMENT 
Consider the case of one billion organism se-
quences. Each sequence is hundreds of millions base-
pairs in size on average. Analyzing the contents of 
these sequences can lead to discoveries such as identi-
fication of disease-carrying genes, determination of 
evolutionary events and identification of regions that 
can be used to silence genes [12]. Performing an all-to-
all alignment of the entire sequence database in a con-
ventional data-center is not scalable. Every two se-
quences will require fetching to the main memory, 
close to the processing unit (CPU or accelerator). The 
high communication cost between separate storage 
units causes the system to be I/O bound in an all-to-all 
type of computation.  
On the other hand, ReCAM-based storage is more 
scalable. Its inherent parallelism allows for scalability 
when adding more ICs, increasing storage capacity at 
no performance cost. The compute capability is line-
arly scalable in the number of ICs. Therefore, perform-
ing an all-to-all alignment of large sets, such as one bil-
lion sequences, does not require external communica-
tion for the ReCAM, in contrast to datacenter-scale 
storage. A more effective solution, in terms of perfor-
mance and energy, is using ReCAM as primary storage 
when large alignment operations are constantly per-
formed. 
6 CONCLUSIONS 
This paper explores PRinS (Processing-in-Storage) 
implementation for the scoring step of the Smith-Wa-
terman DNA sequence alignment algorithm on a novel 
solid-state storage device, based on Resistive Content 
Addressable Memory (ReCAM). ReCAM enables stor-
age with in-situ processing capabilities. It can contain 
hundreds of millions of data rows, each serving as a 
processing unit. The proposed ReCAM PRinS system 
is divided into multiple ICs to accommodate power 
density constraints.  
The sheer number of database searches on whole 
genomes creates a need for considerably higher perfor-
mance than exists today. For example, aligning two 
very long sequences, such as complete human and 
chimpanzee chromosomes, is a difficult task for con-
temporary accelerators. Since the ReCAM PRinS con-
tains hundreds of millions of PUs, its performance in-
creases with input size. We show that ReCAM PRinS 
has the potential to provide 4.7× performance im-
provement and 15× lower power dissipation over a 
384-GPU cluster.  
This research can be extended in several ways: First, 
the ReCAM PRinS S-W scoring algorithm can be ex-
tended to provide complete DNA sequence alignment 
(i.e., both matrix-fill and traceback steps), maintaining 
the same performance and power advantages. Second, 
the ReCAM PRinS algorithm can be applied in parallel 
to complete DNA sequences of two organisms, and not 
only to specific chromosomes. Third, the proposed S-
W ReCAM PRinS algorithm can be applied to the 
wider challenge of aligning protein sequences. That 
problem is more challenging than DNA alignment be-
cause the required substitution matrix is typically 
20×20 rather than 2×2, and the ReCAM could store the 
entire substitution matrix, resulting in efficient parallel 
processing. 
ReCAM PRinS architecture, capable of general pur-
pose associative processing, can also be applied to 
other challenging problems, such as machine learning 
and graph algorithms. 
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TABLE 4 
RECAM  AND MULTI-GPU [9] PERFORMANCE 
Chr. Table Size 
(1012 Cells) 
Max. Perf. 
of [9] 
(TCUPS) 
ReCAM Perf. 
(TCUPS) 
chr1 57.2 - 53 
chr5 33.5 11.1 41.8 
chr8 21.1 10.4 30.8 
chr16 8.1 9.7 19.3 
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